

The FPAA Realization of Analog Predictive Circuit

György Györök

Óbuda University

Regional Education and Innovation Center

Budai Str. 45, H-8000 Székesfehérvár

Hungary

gyorok.gyorgy@bmf.roik.hu

Abstract—The programmable analog circuit (Field-Programmable Analog Array), as a new component and a new technology appeared some twenty years ago. As a result of the continuous development, these devices programmed on a digital surface make an analog circuit topology with component parameters also given as programmable. FPAs can be used for the realization of different functional units, circuits, circuit elements. The advantage of FPAs in the field of reconfigurable circuit planning is significant. It is beneficial in self-developing circuit applications. In microcontroller environment we can use these FPAA circuit in different useful application as an predictive-, and a characteristic prediction circuit solution. We describe a control solution of an industrial machine control as a demonstration of applicability of microcontroller and FPAA circuit cooperation.

I. INTRODUCTION

The programmable analog circuit¹, can be used universally understood by the program configured for circuit. (Fig. 1).

FPAs can be used for the realization of different functional units, circuits, circuit elements. These circuits can be used effectively in applications where the low electric power, the lower development and component cost, the effective electronic CAD possibility are important.

The advantage of FPAs in the field of faster and more economical circuit planning is significant. It is beneficial in self-developing circuit applications, in neural networks, in signal conditioning, in filters, in fuzzy controls and high-frequency applications . According to other approaches FPAs serve the linear and non-linear implementation of the analog system and the scalability of the application to be realized. Yet the above mentioned advantages are not obvious since it is very difficult to make a user-friendly FPAA and environment.

It has been suggested that the mixed-signalled architecture should be constructed duplicated, thus this circuit will be suitable for the realization of configurable, self-learning processes, algorithms by reprogramming occurring in the background .

The vast majority of FPAA applications allows the user to use the analog circuit in accordance with the required function taking advantage of the reconfiguration possibility. A further advantage of FPAs is the simple embedding in bigger hybrid and digital systems.




Fig. 1. Internal structure of most popular Anadigm's FPAA with the four configurable analog blocks.

The developments aim at meeting the big analog processing requirements in the field of high integrated FPAA devices in which there are too complex programmable applications: high-order filters (Fourier-processor), adaptive filter systems, vector-multiplier, matrix-multiplier.

In multi-value logics, in neural networks, in mixed-signal processor digital and analog circuits in which the traditional microprocessor is integrated onto a silicon chip with low-performance analog circuit elements, further applications are offered. The smaller geometrical size, the fewer outputs, the cheaper mounting, the specifically smaller dissipation falling on of one volume unit are among the advantages.

Developments to be realized in the field of programmable analog circuits are as follows: speed, accuracy, digital noise, analog noise, performance, resource allocation possibility (capacity of FPAs, component-level configurability), source usability, effective architectures, development environment ser-

¹Field Programmable Analog Array, (FPAA)

vices, macros, simulation, dynamic reprogramming.

Research into the applications of programmable analog circuits, the spread of their application possibilities are to be solved. [1] [2] [3] [4] [5] [6] [7] [8]

II. CHARACTERISTIC PREDICTION IN ANALOG CIRCUIT

Programmable analog circuits, an important area of research on the use of analog and hybrid electronic circuit technology. Particularly interesting is the field where, for a device already present in the microcontroller may be any co-operation between the two cardinal devices. The microcontroller and FPAAs such co-operation allows the "embedded hybrid system" tool for using. In this article, beyond the theoretical approach, a practical application being introduced, which realizes the characteristic prediction [9].




Fig. 2. Making robust electronic circuits with a characteristic prediction.

The diagram of figure 2 explains the characteristic prediction is observed. The predictor determines the analog characteristics of the expected value and the error range. If the analog signal will fall outside the range, the error signal is produced. The error signal, optionally used in the circuit re-configuration or other signals to generate.

On the figure 3 carries out error detection. In this case a predictor circuit (f) maps the "good operation" values from the input signal (U_{in}). Thus the output signal of the current circuit (F) is compared with the output of the characteristic predictor circuit. The comparator operates as a window-comparator and checks the in-range character of the circuit output value according to (4.3), where (U_{cl}) is the lower comparing threshold voltage, (U_{co}) is the upper comparing threshold voltage.




Fig. 3. Realization of a characteristic predictor circuit in a robust system.

$$U_f = \begin{cases} U_f & \text{if } U_{cl} > (f(U_{in}) - \mathbb{F}(U_{in})) \geq U_{co} \\ 0 & \text{if } U_{cl} \leq (f(U_{in}) - \mathbb{F}(U_{in})) < U_{co} \end{cases} \quad (1)$$

where: U_{cl} , lower threshold voltage of comparator, U_{co} upper threshold voltage of comparator, what calculated of the output of f circuit, and the hysteresis (h) according of equations 2, 3.

$$U_{cl} = f(U_{in}) - \frac{h}{2}, \quad (2)$$

and,

$$U_{co} = f(U_{in}) + \frac{h}{2}. \quad (3)$$

In case of an error, the further usage of the output signal, the selection, change and correction of the actual circuit and that of the reference circuit are new, challenging system technological tasks [10] [11].

III. CHARACTERISTIC PREDICTION WITH FPAAs

The error detection is one possible solution to the characteristic predictor application. This, a programmable analog circuit and microcontroller implemented decomposition is shown in the figure 4.

The programmable analog circuit (\mathbb{F}_{FPAAs}) input receives an input signal ($A_{(a)}$), output ($A_{(a)}$) the system output signal to (4) according to the description,

$$A_{out} = \mathbb{F}_{FPAAs}(A_{in}), \quad (4)$$

where: \mathbb{F}_{FPAAs} circuit function of programmable analog circuit.

The A_{in} input signal the of (ADC) too, which generate D_{be} signal (5),

$$D_{be} = \mathbf{d}(A_{in}). \quad (5)$$

Here \mathbf{d} is the transfer characteristic of analog-digital converter.




Fig. 4. Solution of analog error detection with a characteristic prediction in microcontroller environment. The blocks are shown in gray in the microcontrollers may be located.

The D_{be} signal goes to the input of microcontroller (μC) which from this value create, by the characteristic prediction, the D_{kp} signal (6),

$$D_{kp} = \alpha_{kp}(D_{be}), \quad (6)$$

where: α_{kp} characteristic prediction part of the the firmware of microcontroller (A), in short; $\alpha_{kp} \in \mathbf{A}$.

The digital-analog converter the D_{kp} signal transforms to analog signal, according of (7),

$$A_{kp} = \mathbf{a}(D_{kp}), \quad (7)$$

where: \mathbf{a} the transfer characteristic of digital-analog converter.

The hysteresis comparator cooperates (C) the A_{ki} and A_{kp} signals (8) namely:

$$k = \begin{cases} 0 & \text{if } (A_{kp} + \frac{h}{2}) > A_{out} \geq (A_{kp} - \frac{h}{2}) \\ 1 & \text{if } (A_{kp} + \frac{h}{2}) \leq A_{out} < (A_{kp} - \frac{h}{2}) \end{cases} \quad (8)$$

Here h the programmable hysteresis value's of comparator.

If A_{out} , defined by the prediction value ($A_{kp} \pm h$) is outside the range, the comparator output ((k) binary (1), which may for the microcontroller error value. The error causes the microcontroller to the \mathbf{A} algorithm re-configure the FPA circuit $b(\mathbf{n}, \bar{P})$ interface, thereby creating the new circuit function (9):

$$\mathbb{F}_{FPA} = \mathbf{A}[b(\mathbf{n}, \bar{P})]. \quad (9)$$

The (4)-(9) prediction equations, as described in the operating characteristic function formally layout : $(A_{ki}, A_{kp}) \Rightarrow k \Rightarrow \mathbf{A} \Rightarrow b(\mathbf{n}, \bar{P}) \Rightarrow \mathbb{F}_{FPA}$, and $\mathbb{F}_{FPA} \Rightarrow A_{ki}$ over and above $\alpha_{kp} \Rightarrow A_{kp}$, so the feedback is established.

The microcontroller characteristic segment of the program (α_{kp}), the complexity of the prediction, depending on the accuracy of the required resources (time) can be demanding.

Thus, this procedure is complicated algorithm, only the analog signal A_{be}) over frequency limit reduction will be achieved.

The ?? proposed layout of the architecture of reality is much simpler, as indicated in the gray blocks of programmable analog circuit can be formed, the comparator and the digital-analog converter can be found in most of the microcontroller peripherals [12] [13] [15].

IV. CONCLUSIONS

The characteristic prediction, and using of re-configuration of programmable analog circuits, to make a robust electronic circuits in which the circuit reliability can be improved greatly. At the same time, or other important aspect, the quality parameter of the analog circuit can be increased.

It is very important that this process lies in the microcontroller's resources are not significant. The microprocessor can only take advantage reconfigure the FPA when the output of the characteristic predictor gives error signal. In the latter case, even discontinuous relationship can be constructed between the programmable analog circuit and the microcontroller [15].

The proposed solution successfully used the dynamic filter reconfiguration in an EEG unit control [14].

The additional work for the concrete implementation of circuit applications, the optimal algorithm design processes, self-improving solutions to refine the target.

REFERENCES

- [1] A. S. Deese and C. O. Nwankpa. Circuit theoretical analysis of reconfigurable analog load emulation circuit. <http://www.ewh.ieee.org/conf-powertech>.
- [2] R. S. Muller and T. I. Kamins. *Device Electronics for Integrated Circuits*. John Wiley and Sons, 1986.
- [3] C. Reiser. Optimization of performance of dynamically reconfigurable mixed-signal hardware using field programmable analog array (FPA) technology. PhD thesis, (1998).
- [4] Anadigm the dpASP Company. Dynamically programmable analog signal processing. <http://www.anadigm.com/>.
- [5] S. Zebulum, R. A. Stice, and K. Didier. The design process of an evolutionary oriented reconfigurable architecture. www.coe.uncc.edu/kdatta/papers/The/20Design/20Process/20...urable/20Architecture.pdf.
- [6] Gy. Györök. Self Organizing Analogue Circuit by Monte Carlo Method. *LINDI 2007 International Symposium on Logistics and Industrial Informatics September 13-15, 2007 Wildau, Germany, ISBN 1-4244-1441-5, IEEE Catalog Number 07EX1864C, Library of Congress 2007930060*, p. 34-37.
- [7] Mitra,S. Introduction to Robust Systems. www.stanford.edu/subh/robust.html.
- [8] Gy. Györök. Functional and Parametrical Self Adjustment in Analog Circuit. *SISY 2007 5th International Symposium on Intelligent Systems and Informatics August 24-25, 2007 Subotica, Serbia, ISBN 1-4244-1443-1, IEEE Catalog Number 07EX1865C, Library of Congress 2007930059*, p. 67-70.
- [9] Gy. Györök. Programmable Analog Circuit in Reconfigurable Systems. *5th Slovakia-Hungary Joint Symposium on Applied Machine Intelligence, 2007 January 25-26, Poprad, Slovakia, ISBN 978-963-7154-56-0*, p. 151-156.
- [10] Gy. Györök, M. Makó. Self configuration Analog Circuits. *XVIIth Kand conference 2006 „In memoriam Klmn Kand“ Budapest Tech Kand Klmn Faculty of Electrical Engineering, 12-14 January 2006, ISBN 963 7154 426*.
- [11] Gy. Györök, M. Makó. Configuration of EEG Input-unit by Electric Circuit Evolution. *INES 2005, 9th International Conference on Intelligent Engineering Systems, 2005 September 16-19, 2005 Cruising on Mediterranean Sea, ISBN 0-7803-9474-7, IEEE 05EX1202C*.

- [12] Gy. Györök, M. Makó, J. Lakner. Combinatorics at Electronic Circuit Realization. *ACTA POLYTECHNICA HUNGARICA* 6:(1) pp. 151-160. (2009)
- [13] Gy. Györök. The FPAA Realization of Analog Robust Electronic Circuit. *IEEE International Conference on Computational Cybernetics: ICCC 2009. Palma de Mallorca, Spanyolorszg, 2009.11.26-2009.11.29. Palma de Mallorca: pp. 1-5. Paper 10. (ISBN:978-1-4244-5311-5).*
- [14] Gy. Györök, M. Makó. Configuration of EEG Input-unit by Electric Circuit Evolution. *INES 2005, 9th International Conference on Intelligent Engineering Systems, 2005 September 16-19, 2005 Cruising on Mediterranean Sea, ISBN 0-7803-9474-7, IEEE 05EX1202C.*
- [15] Gy. Györök. The FPAA Realization of Analog Robust Electronic Circuit. *IEEE International Conference on Computational Cybernetics: ICCC 2009. Palma de Mallorca, Spanyolorszg, 2009.11.26-2009.11.29. Palma de Mallorca: pp. 1-5. Paper 10. (ISBN:978-1-4244-5311-5).*