A proposed synthesis method for Application-Specific Instruction Set Processors

Horváth, Péter and Hosszú, Gábor and Kovács, Ferenc (2015) A proposed synthesis method for Application-Specific Instruction Set Processors. MICROELECTRONICS JOURNAL, 46 (3). pp. 237-247. ISSN 0026-2692

Preview

Text 02___A_Proposed_Synthesis_Method_for_Application_Specific_Instruction_Set_Processors_u_081209.66841.pdf Download (1MB) | Preview

Abstract

Due to the rapid technology advancement in integrated circuit era, the need for the high computation performance together with increasing complexity and manufacturing costs has raised the demand for high-performance con fi gurable designs; therefore, the Application-Speci fi c Instruction Set Processors (ASIPs) are widely used in SoC design. The automated generation of software tools for ASIPs is a commonly used technique, but the automated hardware model generation is less frequently applied in terms of fi nal RTL implementations. Contrary to this, the fi nal register-transfer level models are usually created, at least partly, manually. This paper presents a novel approach for automated hardware model generation for ASIPs. The new solution is based on a novel abstract ASIP model and a modeling language (Algorithmic Microarchitecture Description Language, AMDL) optimized for this architecture model. The proposed AMDL-based pre-synthesis method is based on a set of pre-de fi ned VHDL implementation schemes, which ensure the qualities of the automatically generated register-transfer level models in terms of resource requirement and operation frequency. The design framework implementing the algorithms required by the synthesis method is also presented.

Actions (login required)

Edit Item