Scalable, Low-Noise Architecture for Integrated Terahertz Imagers

Gergelyi, Domonkos and Földesy, Péter and Zarándy, Ákos (2015) Scalable, Low-Noise Architecture for Integrated Terahertz Imagers. Journal of Infrared, Millimeter, and Terahertz Waves, 36 (6). pp. 520-536. ISSN 1866-6906

Text Scalable Low-Noise Architecture for Integrated Terahertz Imagers.pdf - Published Version Restricted to Repository staff only Download (1MB)

Abstract

We propose a scalable, low-noise imager architecture for terahertz recordings that helps to build large-scale integrated arrays from any field-effect transistor (FET)- or HEMT-based terahertz detector. It enhances the signal-to-noise ratio (SNR) by inherently enabling complex sampling schemes. The distinguishing feature of the architecture is the serially connected detectors with electronically controllable photoresponse. We show that this architecture facilitate room temperature imaging by decreasing the low-noise amplifier (LNA) noise to one-sixteenth of a non-serial sensor while also reducing the number of multiplexed signals in the same proportion. The serially coupled architecture can be combined with the existing read-out circuit organizations to create high-resolution, coarse-grain sensor arrays. Besides, it adds the capability to suppress overall noise with increasing array size. The theoretical considerations are proven on a 4 by 4 detector array manufactured on 180 nm feature sized standard CMOS technology. The detector array is integrated with a low-noise AC-coupled amplifier of 40 dB gain and has a resonant peak at 460 GHz with 200 kV/W overall sensitivity.

Actions (login required)

Edit Item